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Abstract
In recent years, multicore processors have been receiving a significant amount of attention from
avionic and automotive industries as the demand for high-end real-time applications drastically increases.
However, the unpredictable worst-case timing behavior that mainly arises from shared resource contention
in current multicore architectures has been the biggest stumbling block for a widespread use of multicores
in hard real-time systems. A great deal of research efforts have been devoted to address the issue.
Among others, the development of a new multicore architecture has emerged as an attractive solution
because it is possible to eliminate the sources of unpredictable interferences in the first place, or at
least to turn them into predictable ones. Accordingly, this opens a new possibility of system-level
optimizations with multicore-based hard real-time systems. To address this issue, this study proposes
a new perspective of WCET model called tunable WCET, in which the WCET of a task is partitioned
into fixed execution time and tunable delay. Our tunable WCET model enables WCET-aware shared
resource allocation/arbitration by elastically deforming the tunable delays of tasks. For this, we also
propose novel shared bus arbitration and cache partitioning methods called harmonic round-robin bus
scheduling and two-level cache partitioning. We present a mixed integer linear programming (MILP)
formulation as the solution to the optimization problem of tunable WCETs. Our experimental results
show that the proposed methods can significantly lower overall system utilization.
I. INTRODUCTION
Multicores have been increasingly adopted by chip manufacturers as a solution to scale the performance
beyond the thermal and power walls. Intel has ten core chips on the market [1], and Sun has introduced
SPARC T3 processor which has sixteen hyper-threaded cores [2]. Furthermore, a research chip by Intel
has as many as 80 cores that can perform more than one trillion floating-point operations per second [3].
While most of the current multicore systems are targeted for servers and desktops, it is also expected
that real-time embedded systems and cyber-physical systems will follow the trend in the near future
as the demand for high-end real-time applications is rapidly growing. For instance, Freescale’s QorIQ
P4080 processor [4] and the ARM11 MPCore processors [5] are receiving wide attention from avionic
and automotive industries.
However, one of the major obstacles in using multicore processors for these domains is that the
execution time of applications can vary noticeably depending on how physical resources, such as cache
and system interconnect, are shared and/or contended between co-scheduled tasks on the system. For
example, shared cache is one of the most critical and contended resources on multicores [6], [7], [8].
2If two tasks start to evict each others cache line out of the shared cache to bring in its own data, they
will take much longer to complete than when each of them runs alone or is scheduled together with a
non-interfering task with smaller working set. In addition to this, shared bus is another major source of
indeterminism in multicore processors [9], [10], [11]. Similar to the situation of shared cache, if two or
more tasks on different cores try to access the shared bus simultaneously for cache fetches, some tasks
will experience longer delays than others due to the contention. If we consider, furthermore, I/O traffics
injected into the system through DMA (Direct Memory Access), the problem becomes more serious since
the traffics may impose additional delays on the core-initiated bus accesses.
This unpredictability of the timing behavior of current multicore architecture is a huge barrier, especially
for safety-critical systems in which the predictability of the worst-case temporal behavior is of primary
importance. One of solutions to this kind of problem is to develop an analysis method that can precisely
estimate the worst-case execution times of applications in the presence of shared resource contentions [12],
[13], [14], [15], [16]. The assumptions made in the existing analyses are commonly too restrictive,
however, and thus the results are often very pessimistic or not even applicable directly to the current
multicore architectures. The more serious problem is that, as multicore architectures become more
complex, the correlation among the sources of unpredictabilities becomes much larger than before. Hence
it becomes harder or even impossible to achieve accurate estimation of WCET with the existing analyses.
Due to such fundamental limitations of the analytic methods, hardware modification of multicore
systems has emerged as an attractive and viable solution [17], [18], [19], [20]. While the analytic
methods try to analyze interferences caused by resource contentions, the new multicore architectures
focus on eliminating such interferences in the first place for higher predictability. However, some of the
architectures support only certain type of programming language [17], and/or require software applications
to be modified in order to take advantage of the hardware modifications [19]. Moreover, some architectures
experience poor average-case performance due to the lack of certain performance-support features such
as multithreading [18]. In this point of view, the multicore architecture proposed by Paolieri et al. [20],
which this study is based on, provides a good architectural foundation for future hard real-time multicore
systems.
A. Motivating Hard Real-Time Multicore Architecture
In [20], Paolieri et al. introduced a new hard real-time multicore architecture in which accesses to
shared resources, such as shared bus or cache, are controlled by hierarchical bus arbiters (refer to Figure
1 in [20]). The architecture employs round-robin as the shared bus arbitration policy; all cores are fairly
given the equal chance to access the bus. Through the nature of round-robin policy, the maximum delay
that a bus request of a task can suffer from others is bounded by the total number of hard real-time tasks
ready to be executed at the same time. In addition to this bus access interference, they also analyzed shared
cache interference with regard to two factors - bank conflict interference and storage conflict interference,
both of which are the causes of unpredictable and unanalyzable worst-case timing behavior of shared
cache in multicore systems. The maximum delay due to bank conflict interferences for a task is similarly
bounded by the number of hard real-time tasks. They also addressed cache partitioning techniques which
eliminate storage conflict interference by splitting cache space into separately assigned pieces - banks or
columns.
This architecture does not have the limitations of other multicore architectures. First of all, since re-
source contentions are resolved by hardware arbiters, it does not require any modification on applications’
source code, and for a similar reason, it does not impose any restrictions on programming language or
OS. Furthermore, it can properly support multithreading of applications with the help of Intra-Core Bus
Arbiters (ICBAs), thus it does not compromise system performance in applications’ execution times.
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Fig. 1: Tunable WCET model.
B. Tunable WCET and Its Optimization
Paolieri’s multicore architecture summarized in the previous subsection provides a high degree of
temporal predictability of the applications’ WCET; each core or task has its exclusive spatial and temporal
partitions to access the shared resources.
While this makes a WCET analysis much easier by eliminating the potential sources of resource
contentions, one major limitation is that the resources may have limited capacities to accommodate a
given workload. Recall that every application, i.e., task, is assigned to private cache banks or columns in
their architecture. Bank-level partitioning requires as many banks as the number of tasks in the system.
Column-level partitioning may resolve the capacity problem, however tasks may experience additional
delays in accessing the banks. Therefore a proper partitioning method which can fully utilize the shared
cache while minimizing the bank conflict interferences is needed.
Another possible way of improvement is the use of application-aware bus scheduling. While the
pure round-robin scheduling can easily bound the worst-case bus access delay, it may be inefficient in
that every bus access has to wait for the same amount of worst-case delay regardless of application
characteristics; memory-bound tasks are likely to access the shared bus more intensively than others.
If we give more frequent chances to such tasks by lengthening others’ worst-case waiting times, we
can achieve an enhanced overall efficiency, such as lower system utilization. This advantage can be
magnified, especially if the system mainly consists of a subclass of numerical real-time tasks, such as
signal or image processing applications, that has few branches and the cache footprints rarely change
from period to period.
In order to address the above problems, this study proposes a new perspective of WCET model called
tunable WCET, in which WCET of a task is partitioned into two parts - fixed execution time and tunable
delay, as shown in Figure 1. While most traditional WCET analyses have focused only on how to precisely
estimate WCETs, our tunable WCET model enables system-level optimization for certain purposes by
elastically deforming shared resource configurations. In particular, we focus on the two major sources
of inter-core interference, on-chip interconnect and shared last-level cache. In this study, we investigate
how different configurations of bus arbitration and cache partition could affect tasks’ tunable delay
and on how such different interference sources are correlated. In order to achieve this goal, we adopt
Paolieri’s multicore architecture (refer to Section I-A or [20]) and propose novel bus arbitration and cache
partitioning methods called harmonic round-robin and two-level cache partitioning, respectively. By our
harmonic round-robin (HRR) bus arbitration policy, we can vary the delays incurred for bus accesses of
different tasks on different cores and hence realize application-aware bus scheduling. Similarly, our two-
level cache partitioning scheme maps banks to cores and columns to tasks in such a way that the delays
due to bank access conflict are minimized with the help of our harmonic round-robin bus scheduling. One
might easily expect that bus scheduling and cache partitioning, in conjunction with task allocation, are so
highly dependent upon each other that it is not straightforward to find out the optimal system configuration
for a given set of tasks. Accordingly, we shall also present a mixed integer linear programming (MILP)
formulation as the solution to the optimization problem of tunable WCETs. As will be seen later in this
4report, with our proposed methods, the solutions of the optimization problem are always better than, or at
least identical to, those that can be achieved with Paolieri’s architecture in terms of minimum achievable
system utilization.
The rest of this report is organized as follows: In Section II, we introduce our harmonic round-robin
bus arbitration and two-level cache partitioning methods and then formally define the problem of tunable
WCET optimization. In Section III, we describe in detail the tunable WCET model and its analysis.
In Section IV, we present the mixed integer linear programming (MILP) formulation for our tunable
WCET optimization problem. In Section V, we present the experimental results obtained by our MILP
optimization. Sec. VI summarizes the related work. Finally, Section VII concludes this report.
II. OPTIMIZATION OF TUNABLE WCET
In this section, we first introduce the proposed harmonic round-robin bus arbitration and two-level cache
partitioning methods and then describe how these affect our tunable WCET model in the perspective of
system-level optimization.
A. Harmonic Round-Robin Bus Arbitration
As briefly mentioned in Section I-A, the maximum delay that a task can suffer due to bus interference
is bounded by the total number of cores with Paolieri’s pure round-robin arbitration policy 1. That is, the
worst-case scenario occurs when each task running at every core tries to access the shared bus at the same
time. Because the maximum number of slots that a task needs to wait for the next available slot is same
with the number of cores in the system, the upper-bound of bus interference delay is NC  LB , where
NC is the number of cores and LB is the bus latency. This means that every task has the same upper-
bound of bus access delay regardless of how their execution characteristics are different. Accordingly, a
more memory-intensive or high-utilization task has to wait for the same amount of delay as the other
less memory-intensive or low-utilization tasks. This is inefficient in that the same amount of bus request
delay of different tasks affect a certain performance metric differently. For example, suppose that task A
in core 1 and task B in core 3 suffer the same worst-case bus delay of 4  LB as shown in Figure 2(a)
and that we want to minimize the overall system utilization. If their period is 50 but the total numbers
of cache accesses are 500 and 100, respectively, then the contributions of their bus access delays to the
system utilization are
ubusA =
500  4  LB
50
and ubusB =
100  4  LB
50
;
respectively. As another example, suppose now that the period of task A is 10 and the number of its
cache accesses is 100. Then, the contributions of their bus access delays to the system utilization become
ubusA =
100  4  LB
10
and ubusB =
100  4  LB
50
;
respectively. In both cases, ubusA =u
bus
B is 5, that is, task A affects the system utilization 5 times more than
task B. Now let us suppose that core 1 is allowed to access the bus every 2 slots and core 3’s period is
increased to 8 slots, as shown in Figure 2(b). Then, ubusA and u
bus
B become
ubusA =
100  2  LB
10
and ubusB =
100  8  LB
50
;
1In [20], the authors consider non hard real-time tasks as well as hard real-time tasks. In this report, however, we consider
only hard real-time tasks, and we assume that a bus request should arrive before each designated time slot to be granted to send
the request.
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Fig. 2: The impact of bus schedule and task allocation on bus access delay.
respectively. Accordingly, the net contribution, i.e., ubusA + u
bus
B , is reduced from
2400  LB
50
to
1800  LB
50
:
As can be observed from this example, by giving more frequent slots to cores on which memory-intensive
or high-utilization tasks run, we can lower the overall system utilization. If the tasks are not pre-assigned to
specific cores, we can further reduce it by grouping such tasks and assigning them to the more prioritized
cores. Thus, as a method of core prioritization in bus scheduling, we propose Harmonic Round-Robin
arbitration policy, which can be defined as follows:
HRR , (NC; Tmin; Tmax; TRR;P);
where P is a set of HRR periods denoted by fT1; T2;    ; TNCg, 8j Tmin  Tj  Tmax, and TRR is the
hyper period of P, i.e., the length of one round. The periods of cores harmonize with each other if and
only if they satisfy the following conditions:
815j5NC 1
Tj+1
Tj
2 N (positive integer) and
NCX
j=1
1
Tj
= 1: (1)
Because HRR periods are bounded by [Tmin; Tmax], only finite number of harmonic sets can be made
within the given range. Here the first condition enforces every Tj+1 to be a positive integer multiple of
Tj so that the periods to be in non-decreasing order, T1  T2      TNC . In addition, the second
condition further requires that the scheduling table has to be a complete round-robin. By complete we
mean if we can create a scheduling table in which every core j has slots every Tj . For example, the
schedules shown in Figure 2 are complete round-robins. However, (2; 4; 4; 8) is not a complete one since
there is no way to build such a table, that is, some core j cannot be guaranteed to be able to access to
6the bus at every Tj . (2; 4; 8; 16) is not complete either, however it can be transformed into a complete
one by adjusting T4 from 16 to 8. In fact, this holds for any sets of periods fTjg, where
PNC
j=1
1
Tj
< 1,
satisfy the first condition of 1. Once a set of HRR periods fT1; T2;    ; TNCg satisfying Condition (1)
is obtained, we can create the unique corresponding harmonic round-robin scheduling table of length
TRR = TNC by constraints C9–C11 in Section IV. For example, Figure 2 shows the scheduling tables
corresponding to (4; 4; 4; 4) and (2; 4; 8; 8), respectively.
With our harmonic round-robin arbitration, we can also achieve the same argument of [20] that the
maximum bus access delay of a task can be obtained without the knowledge of other real-time tasks. Also,
due to its regular pattern, the bus access delay analysis is done straightforwardly, as will be explained in
Section III-A. Furthermore, more importantly, it helps to reduce bank conflicts, in conjunction with our
two-level cache partitioning scheme which will be introduced in the following section.
B. Two-Level Cache Partitioning
As explained in Section I, the shared last-level cache is another major source of inter-core interferences
in multicore systems. As a solution to eliminate such an interference, the authors of [20] consider a
column-level cache partitioning method called columnization [21]. In columnization, a task suffers a
bank conflict delay if another one is already accessing the same bank as shown in Figure 3(a), which
illustrates the worst-case scenario of bank conflicts among core 2, 3, and 4 sharing a same bank, k. As
a way of avoiding such an interference, we can allocate a set of private banks to each task, which is
called bankization in the same paper. Because no two tasks can share any bank, the bank conflict delay
totally disappears. This is restrictive, however, in that the number of banks of the shared cache should
be at least the number of tasks.
However we can reduce or even eliminate bank conflicts without giving private banks to every task by
considering the bus schedule. An example of such situations is shown in Figure 3(a) and (b). From the
figure we can observe that core 2 and core 4 are able to share a bank without suffering any bank conflict
delay since the bank access request from core 4 begins after core 2 completes its request. However, core
2 and 3 cannot share the bank without suffering any bank conflict delay since their bank requests will be
overlapped. For the same reason, core 3 and core 4 cannot share any bank without suffering the delays.
However, as shown in Figure 3(b), if we assign another bank k0 to core 3, any of those cores does not
experience bank conflict delays. Moreover, in an extreme case, by assigning bank k to core 1, 3, 5, and 7
and bank k0 to core 2, 4, 6, and 8, we can totally eliminate bank conflict delays. However, if the number
of banks needed by core 1, 3, 5, and 7 exceeds one, we need to assign more banks to those cores. As
long as the number of available banks is sufficient, nevertheless, all tasks can still avoid suffering bank
conflict delays.
However one may encounter a situation where no more banks are available for core 3 in Figure 3(a).
In that case, we can eliminate or reduce their bank conflict delays by scheduling the requests with a
harmonic round-robin schedule, as shown in Figure 3(c). The harmonic round-robin schedule in this
example enables the bank access requests from core 2, 3, and 4 to be pipelined so that any bank requests
are not overlapped.
Another important factor that influences on bank conflict delay and bank-sharing is the ratio of bank
access latency, LM , to the bus access latency, LB . To make the point clear, let us consider Figure 3(c)
again. Since the bank latency, which is 4 in this example, is two times of the bus latency, i.e, 2, and each
slot of the cores sharing the bank is apart from each other by 2LB , there is no bank conflict delay among
them. However once the bank latency becomes 5, then those cores start experiencing bank conflict delays,
as shown in Figure 3(d). Furthermore, the delays could be accumulated even beyond the first round. In
this case, the accumulated delay will affect the same slots in the next round making each delay increase
without a bound, which we call unbounded bank conflict delay problem (see Figure 4 for an example).
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(a) Pure RR. Core 2, 3, and 4 share Bank k. Core 3 and 4 suffer bank conflict 
delays.
(b) Pure RR. Core 2 and 4 share Bank k, and Core 3 uses Bank k’. By assigning 
a different bank to Core 3, all bank conflict delays become eliminated.
(c) HRR (2,4,24,24,24,24,24,24). Core 2, 3, and 4 share Bank k. LM=2·LB. The 
bank conflict delays can be eliminated by scheduling the bus with a harmonic 
round-robin arbitration.
(d) HRR (2,4,24,24,24,24,24,24). Core 2, 3, and 4 share Bank k. LM=(5/2)·LB. 
An increase of LM causes bank conflict delays to Core 2, 3, and 4.
Fig. 3: Bank conflict delays with different bus and cache configurations.
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Fig. 4: An example of unbounded bank conflict delay.
To prevent such a situation, the net workload, i.e., the sum of bank access delays including latencies,
going to a shared bank should be less than or equal to the hyper period of the harmonic round-robin
schedule. Note that, in the worst-case, each core j generates TRRTj bank requests within one hyper period,
TRR, and thus the condition that prevents such unbounded bank conflict delays for shared bank k, can
be expressed as follows: X
8 core j using bank k
LM
LB  Tj  1: (2)
Thus, in the case of Figure 4, we should make one of the cores use another bank.
Sharing banks among cores may introduce unnecessary bank conflict delays if they are not properly
coordinated, as illustrated in Figure 3, and the problem becomes aggravated when there are insufficient
banks to be allocated to tasks. One efficient way to utilize the shared cache and thus to minimize bank-
sharing is to allocate a contiguous subset of banks to each core and to allow any two cores to share
at most one bank - the leftmost or the rightmost bank allocated to each core 2. Sharing only one bank
between two cores is sufficient and better than sharing multiple banks in that the latter only increases
the chance of bank conflict delays. Assume that core A and B share two banks, e.g., k and k + 1, each
of which has 10 columns. Suppose that core A uses 7 columns of bank k and 5 columns of bank k + 1,
and core B uses the rest. This is, however, equivalent to give all columns of bank k and 2 columns of
bank k + 1 to core A, and to let only bank k + 1 be shared between core A and B. That is, sharing of
m banks between any two cores can be transformed to single sharing. By this core-level partitioning,
the chance of bank conflict delay can be reduced and moreover the memory address mappings can be
simplified. In addition to the core-level partitioning, we subdivide each bank into several columns and
then map each task to a set of contiguous private columns of the banks allocated to the core where the
task runs on, as shown in Figure 5. By this core-level partitioning, the chance of bank conflict delay can
be reduced and moreover the memory address mappings can be simplified. In addition to the core-level
partitioning, we subdivide a bank into several columns and then map each task to a set of contiguous
columns belonging to the banks allocated to the core where the task resides in, as shown in Figure 5.
By this task-level subpartitioning, we can eliminate interferences due to cache thrashing among tasks in
the same core. Moreover, we can prioritize the tasks even within a core in allocating their columns. Let
us consider the example shown in Figure 5, where bank k is shared between core i and j. While the
columns of task B stretch from bank k to bank k + 1, those of task C are in bank k + 1. Since a part
of bank k is mapped to task A, it may be possible that task B suffers bank conflict delays. However,
bank k+1 of core j cannot be shared with any other cores by our core-level partitioning, and hence the
cache accesses from task C are free from interferences caused by bank conflicts. We call such banks as
2It does not mean that a bank can be shared by at most two cores. Instead, three or more cores can share a same bank as
long as they do not cause the unbounded bank conflict delay problem.
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Bank k is shared between Core i and j. 
Bank k+1 is the BCD-free bank of Core j
Task C
Fig. 5: Two-level cache partitioning.
BCD-free banks - a set of banks in which tasks using the columns of the banks cannot experience any
bank conflict delays 3. Accordingly, a more memory-intensive, high-utilization, or higher-criticality task
can benefit from using the columns in a BCD-free bank.
As has been seen, our two-level cache partitioning method does not rely only on tasks’ cache usages.
Instead, both of bus configuration and task allocation also affect the decision of how to map core-to-banks
and task-to-columns and thus tasks’ bank conflict delays. In Section III-B, we will analyze in detail how
bank conflict delays are affected by different configurations of bus, cache partition, and task allocation.
C. System Model
We consider a multicore system that consists of NC homogeneous cores denoted by C = fC1; C2;    ;
CNCg. This system has an unified shared cache B which is partitioned into NB banks fB1; B2;    ; BNBg,
each of which is again divided into NW columns (see Figure 5 for an example). Thus the cache has total
NX = NB  NW columns which are denoted by X = fX1; X2;    ; XNXg. Each core uses contiguous
blocks of banks, however any two cores cannot share two or more banks. Cache requests from the cores
are delivered to the shared cache via a shared bus arbitrated by a harmonic round-robin policy, which is
introduced in Section II-A (see Figure 2(b)).
On that system, we assume N  real-time tasks, which is denoted by f1; 2;    ; N g. Each task i
is assigned to one of the cores and is periodically executed on the core with the execution time of ei and
the period of pi. Also, each i uses a set of cache columns as the place to store/load its instructions and
data. Accordingly, a task i can be represented by
i = (ei; pi; N
X
i ; N
M
i );
3Note that a core may not have its BCD-free banks if only one or two banks are allocated to the core and all the banks are
shared with other cores. If a core is given three or more banks, there always exists a BCD-free bank.
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Fig. 6: Delay components of proposed tunable WCET model.
where NXi is the number of cache columns that i would need during its execution and N
M
i is the total
number of cache accesses to the columns. Here we assume that the size of each cache request is fixed
and thus there is no variance in the latencies of bus access, LB , and bank access, LM . Each task is
allowed to own only the columns in the banks allocated to the core at which the task is located. However
no two tasks can share a column even if they are in the same core, as explained in Section II-B. With
these constraints, we further assume that there is no task migration, and the number of required cache
columns and that of cache accesses are pre-profiled by a static analysis.
D. Tunable WCET
Figure 6 illustrates the rationale behind our tunable WCET model proposed in this study. In this model,
the worst-case execution time of task i is partitioned into two parts - fixed execution time and tunable
delay. The fixed execution time of a task is the maximum time duration that the task could take to execute
instructions over its critical path. On the other hand, the tunable delay is the sum of the delays incurred
for all of the memory accesses over the same path, and it can be variable according to the configurations
of bus and cache, as described in Section II-A and II-B. Since the delay factors that affect a memory
operation are the bus and cache, the tunable part is subdivided into bus access delay and cache access
delay. It should be noted here that the latencies of accesses to the both are fixed. Now let L be the sum of
the fixed latencies, di be the variable delays, and ei be the fixed execution time of task i. Then, without
loss of generality, the worst-case execution time of task i can be defined as follows:
wceti = ei +N
M
i  (L+ di); (3)
where NMi is the number of task i’s cache accesses, and L = 2  LB + LM 4.
One may argue that the critical path of, and thus NMi of, i can be changed according to the variable
delays. That is, the critical path cannot be derived without knowing HRR schedule and bank assignments
in advance. While this is true in general, the analysis of tunable WCET and its optimization will become
significantly more complex if we take a variable critical path into account. Thus, we assume in this paper
that there exists an execution path whose fixed execution time, ei, is so long enough that other paths
cannot be longer than the obtained critical path even if they would experience maximum possible delays.
Our tunable WCET model enables optimization of bus scheduling and cache partitioning as mentioned
before. Here the optimization objective can vary; one may want to shorten some certain application’s
worst-case execution time or want to minimize the number of required cache banks and so on. In this
study, among various objectives, we focus on the optimization of overall system utilization. In optimizing
4We assume the bus is full-duplex as was assumed by [20], which means that requests from cores to the shared cache do
not conflict with the ones fetched from the cache. Therefore, only the core-to-cache requests can be delayed. Note that the
cache-to-core requests are not shown in any figure of this report for the simplicity of illustrations.
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such a global metric, it is important to consider how to utilize limited resources. For example, reducing
the bus access delay of a task and/or allocating private banks to a task may increase the delays of other
tasks. Moreover, the optimization factors are correlated to each other, for example the shorter a core’s
HRR period, the more private banks the core needs to occupy. Accordingly, it is important to understand
how to parameterize the optimization model. In Section III, we will describe in detail how different
configurations of our harmonic round-robin arbitration and two-level cache partitioning methods affect
tunable WCET of tasks.
E. Problem Description
For a given set of N  real-time tasks f1; 2;    ; N g, NC homogeneous cores fC1; C2;    ; CNCg,
and NB banks fB1; B2;    ; BNBg consisting of NX columns fX1; X2;    ; XNXg, our problem is to
find the optimal task assignments, harmonic round-robin schedule, and core-to-banks and task-to-columns
mappings that minimize the overall system utilization, i.e.,
Minimize
N X
i=1
wceti
pi
: (4)
Low system utilization is generally preferred in system development because 1) the lower-utilized
system can be more utilized by accommodating additional tasks. The other way around is also true -
2) the same set of tasks can be implemented with lower-speed cores, which can reduce the unit cost of
production. In Section IV, we will present our mixed integer linear programming (MILP) formulation
for this optimization problem.
III. TUNABLE WCET ANALYSIS
As described in Section II-D, the worst-case execution time of a task is modeled as the sum of fixed
execution time and tunable delay. The latter, in turn, is divided into fixed latencies and variable delays
incurred during bus and bank accesses, as illustrated in Figure 7 5. Now let dBi and d
M
i be the upper-bound
of bus access delay and that of bank conflict delay, respectively. Then, Equation (3) can be redefined as
follows:
wceti = ei +N
M
i  fL+ (dBi + dMi )g: (5)
In this model, only dBi and d
M
i are variable depending on bus schedules, cache partitions, and task
allocations. Accordingly, in the rest of this section, we describe in detail how such configurations affect
the worst-case execution time of a task and how these are correlated.
5Note that cache-to-core requests are not shown.
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(a) Pure RR (4,4,4,4). Task i is allocated to core 1.
(b) HRR (2,4,8,8). Task i is allocated to core 1.
(c) HRR (2,4,8,8). Task i is allocated to core 3.
Fig. 8: Different bus access delays with different bus schedules.
A. Bus Access Delay dBi
The upper-bound of a bus access delay is defined as the maximum length of time that a bus request
could take until it is granted. In pure round-robin, as illustrated in Figure 8(a), a bus access delay is
upper-bounded by NC  LB and is independent of which core the task is allocated to 6. In a harmonic
round-robin scheduling, on the other hand, task allocation is a delay factor since different cores may
have different HRR periods. For instance, let us suppose that the bus is scheduled by HRR of (2; 4; 8; 8)
(Figure 8(b) and (c)). If task i is allocated to core 1, a bus access from the task can be delayed at most
two bus slots in the case where it just missed the beginning of core 1’s turn. However, if the task is not
in core 1, but rather in core 3, dBi becomes 8  LB . Accordingly, the upper-bound of a bus access delay
of task i can be expressed as the following simple equation:
dBi = Tj  LB; (6)
where Tj is the HRR period of core j to which task i is allocated.
B. Bank Conflict Delay dMi
As explained in Section II-B, a bank conflict delay occurs when a task tries to access a bank that is
already being accessed by another request (see Figure 3). Hence it is highly likely for a task to suffer
such a delay if the core which the task is in shares a bank with many other cores. Furthermore, if each
core is near each other in HRR scheduling table, the chances become even greater. However, if they are
far enough apart from each other, as illustrated in Figure 3c, we can reduce or even eliminate such bank
6Recall that we assume that a bus request should arrive before each turn in order to be granted to send the request.
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Fig. 9: Task to column mappings.
conflict delays. Accordingly, task allocation, HRR scheduling, and cache partitions should be taken into
account together in analyzing the upper-bound of bank conflict delays.
Now let us suppose that task i is allocated to core j. From our system model in Section II-C, the core
uses a contiguous subset of banks. Let us denote the banks as
Bj = fBjs ; Bjs+1;    ; Bjs+nBj  1g;
where nBj is the number of cache banks required by core j, which depends on the total number of cache
columns required by the all tasks in the core. Recall that, again by our system model, only the leftmost
and rightmost banks, i.e., Bs and Bs+nBj  1, can be shared with others. For simplicity of notations, let
us denote Bs+nBj  1 by Be.
It is now important to note that task i could suffer a bank conflict delay if and only if the columns
that the task occupies are a part of the shared banks. In other words, if the all columns of the task are
in the BCD-free banks of the core, the task can never suffer any bank conflict delays, as explained in
Section II-B. In this case, dMi is always 0. Otherwise, the upper-bound of bank conflict delays could be
non-zero, and it depends on in which banks the columns are located and whether the banks are shared
with others or not. Let us consider the following cases, which is also shown in Figure 9:
Case 1. a part or all of the columns reside in Bjs , but not in Bje ,
Case 2. a part or all of the columns reside in Bje , but not in Bjs , and
Case 3. none of the columns reside in either Bjs or Bje .
The upper-bound of bank conflict delays can be different in each case. For example, in Figure 9, Task
B is free from any bank conflict delays since all of its columns are in the BCD-free banks of Core j
(Case 3). On the other hand, Task A and Task C use some of the columns in Bank Bjs (Case 1) and
Bje (Case 2), respectively, and thus could experience bank conflict delays. Here different bank accesses
of Task A may suffer different delays since its columns stretch from a shared bank to a non-shared bank.
However, we assume that the target address of, and thus the target column index of, an access is not
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known in analyzing the WCET of a task. Thus, as long as at least one column of a task is located in a
shared bank, we consider that every access of the task goes to the shared bank. Otherwise, the analysis
would become intractable since we need to consider which access goes to which bank and when.
Meanwhile, the columns of a task may stretch from Bjs to B
j
e , especially if the number of available
banks is small or/and the task requires many columns (not shown in Figure 9).
Case 4. the columns stretch from Bjs to Bje .
In this case, an access from the task could go to one of Bjs and B
j
e , or other non-shared banks. Thus,
as mentioned before, all accesses of the task are assumed to experience the worst-case delay, which will
depend on the bank conflict delay of Bjs and B
j
e .
Now let us define Djs and D
j
e as the upper-bounds of bank conflict delays that a task could experience
by accessing bank Bjs and B
j
e , respectively. It is important to know here that D
j
s and D
j
e are independent
of other tasks. That is, any task in core j can suffer a same amount of Djs (D
j
e) if at least one column of
a task resides in Bjs (B
j
e). To identify whether task i could access a bank, let us first denote the cache
columns occupied by task i as
Xi = fXik; Xik+1;    ; Xik+NXi  1g;
where NXi is the number of columns required by task i. Then, Case 1 – 4 can be restated as the following
conditional expressions:
Case 1. idx(Xik)  idx(Bjs) NW AND idx(Xik+NXi  1)  (idx(B
j
e)  1) NW ,
Case 2. idx(Bjs) NW + 1  idx(Xik) AND (idx(Bje)  1) NW + 1  idx(Xik+NXi  1),
Case 3. idx(Bjs) NW + 1  idx(Xik) AND idx(X ik+NXi  1)  (idx(B
j
e)  1) NW , and
Case 4. idx(Xik)  idx(Bjs) NW AND (idx(Bje)  1) NW + 1  idx(Xik+NXi  1),
where idx is a function that returns the index of a bank or a column. If Case 1 holds for task i, the bank
conflict delays that the task could suffer, i.e., dMi , is upper-bounded by D
j
s. Similarly, dMi for Case 2 is
Dje. For Case 3, dMi is 0 since all columns of the task are in non-shared banks. Lastly, d
M
i for Case 4
is the maximum of Djs and D
j
e. Accordingly, the upper-bound of bank conflict delays of task i in core
j can be expressed by the following single equation:
dMi = max(
i
j;s Djs; ij;e Dje); (7)
where ij;s (
i
j;e) is 1 if task i uses B
j
s (B
j
e) and 0 otherwise.
As has been seen, the way the shared cache is partitioned affects only whether a task would experience
bank conflict delays or not and a possible set of delays, i.e., Djs, D
j
e, or 0. In fact, the calculation processes
of Djs and D
j
e are same because it only depends on which other cores share the bank and how they are
scheduled in the shared bus. Now let us denote by Djk the upper-bound of bank conflict delays that every
task in core j could suffer due to using bank k. As will be described in the following subsection, we
can calculate Djk for every pair of core and bank by using bus schedule, i.e., HRR periods of cores, and
core-to-bank mappings.
1) Computation of Djk: To help to understand the analysis presented in this section, let us first consider
an example shown in Figure 10. The figure shows a situation where eight cores are scheduled by the
HRR of (4; 4; 12; 12; 12; 12; 12; 12), core 2, 5, 6, and 8 are sharing bank k, and each of the cores tries to
access the bus at each slot making the worst-case scenario. We assume here that a task under analysis,
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Fig. 10: The worst-case bank access scenario of core 2; 5; 6; and 8 which share Bk. HRR :
(4; 4; 12; 12; 12; 12; 12; 12).
say i, is executing on core 2, and a part of its columns is residing in bank k. Now suppose that we want
to find the upper-bound of bank conflict delay that task i can suffer.
We can first observe from the figure that the different bank accesses from core 2 may experience
variable bank conflict delays. This is because the cores have different HRR periods; core 3, 4, and 1 may
affect core 2 at slot 6, and similarly core 5 and 6 may delay core 2 at slot 10, and so on. Furthermore,
it depends on which cores share bank k with core 2. Thus, we need to calculate each delay that task i
could suffer at each slot of core 2. Now let us call each such delay slot delay and define it as follows:
dsj;';
where j and ' are the index of core and of slot, respectively. For example, in Figure 10, ds2;6 is 0, d
s
2;14
is 2  LB , and so on. If core j does not use slot ', dsj;' is 0.
Although the slot delays of a core can be different with each other, we can find the maximum slot
delay in the second HRR round due to the following lemma:
Lemma 1. Slot delay dsj;'+TRR is always equal to d
s
j;' except for ' = j , where j is the first slot index
of Cj in a given HRR table. For ' = j , dsj;j  dsj;j+TRR always holds.
Proof: If core j does not use slot ', then dsj;'+iTRR for all i = 0; 1; 2; : : : ; is always 0. Thus,
in what follows, let us consider the cases when core j uses slot '. We will prove i) dsj;'  dsj;'+TRR
and ii) dsj;'  dsj;'+TRR . For the simplicity of notation, let us denote dsj;' and dsj;'+TRR by d1 and d2,
respectively, as shown in Figure 11.
i) d1  d2 : Let us assume that d1 < d2. Then, d2 > 0 since d1  0. Because d2 is non-zero, there must
exist slot 'x (< '+TRR), where the most recent accumulation of bank accesses begins. Now let nx be
the number of bank accesses initiated in ['x; '+ TRR   1]. Then,
d2 = 'x + LB + nx  LM   ('+ TRR + LB) = 'x + nx  LM   '  TRR:
Now let us consider slot 'x TRR and denote its slot delay by dy. Then, 'x TRR+LB+dy+ny LM
is the time instant when the last bank access initiated before ' completes. Here, ny is the number of
bank accesses initiated in ['x   TRR; '   1], which is equal to nx because of the periodicity of HRR
schedule. Now, suppose that d1 > 0. Then,
d1 = 'x   TRR + LB + dy + ny  LM   ('+ LB)
= 'x   TRR + nx  LM   '+ dy = d2 + dy:
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Fig. 11: Proof of Lemma 1. i) d1  d2 and ii) d1  d2.
The above equality results in d1  d2 because dy  0, which contradicts the assumption that d1 < d2.
Let us now consider the case where d1 = 0. Then,
'x   TRR + LB + dy + ny  LM   ('+ LB)  0
)'x   TRR + nx  LM   '+ dy  0) d2   dy;
which results in d2 = 0 since dy  0. This contradicts the assumption that d1 < d2. Therefore, d1 < d2
never holds, concluding that d1  d2.
ii) d1  d2 : This can be proved similar to the previous one. Let us assume that d1 > d2. Then, there
must exist 'x(< ') that satisfies the following:
d1 = 'x + LB + nx  LM   ('+ LB) = 'x + nx  LM   ' > 0:
Now let us consider slot 'x + TRR and denote its slot delay by dy. In this case also ny = nx. Then,
d2 = 'x + T
RR + LB + dy + ny  LM   ('+ TRR + LB)
= 'x + nx  LM   '+ dy = d1 + dy > 0
because d1 > 0 and dy  0. Accordingly, d1  d2, which contradicts our assumption that d1 > d2. Thus,
d1  d2.
By both i) d1  d2 and ii) d1  d2, we can therefore conclude that d1 = d2, i.e., dsj;' = dsj;'+TRR ,
always holds. However, Case i) may not hold for the case where ' = j since slot 'x   TRR may not
exist. In Case ii), on the other hand, 'x (< j) always exists if d1 > 0, and d1  d2 always holds if
d1 = 0. Thus, we can conclude that only dsj;'  dsj;'+TRR holds for ' = j .
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Fig. 12: An example busy period w2;22.
By Lemma 1, we can therefore find Djk by considering only the slots in the second round. That is,
Djk = max(d
s
j;'); (8)
for ' = j+TRR; j+TRR+Tj ; : : : ; j+2 TRR Tj . However, dsj;' for the first round also need to be
calculated since dsj;' Tj is used when computing d
s
j;', as will be described shortly. Note that Lemma 1
does not hold in the presence of unbounded bank conflict delays.
2) Computation of dsj;': Now let us describe how to calculate each slot delay, d
s
j;'. From Figure 10,
we can see that dsj;' is affected by how much the workload, i.e., unfinished bank accesses, has been
accumulated until to the point when core j tries to access the shared bank. Here it is important to take
into account that dsj;' could be delayed by not only the accesses initiated between '   Tj and ', but
also the ones preceding '  Tj . For example, in Figure 10, core 2 at slot 14 would not experience any
delay if one of core 5 at slot 7 and core 6 at slot 8 did not share, and thus did not access, the same
bank. To model such backlog, let us define wj;' as the time instant at which the most recent bank access
completes. In finding wj;', we need to compute the longest busy period of bank accesses that could delay
the slot under consideration.
To help to understand how to find wj;', let us first consider an example illustrated in Figure 12.
Suppose in this example that we want to compute w2;22. The busy period begins from core 2 at slot 18
since there is no backlog of bank access at the slot. Thus, the initial busy period of w2;22 is
w02;22 = 18 + LB + LM
= 21  LB:
Since the bank access of core 2 at 18 completes at 21, that of core 5, which tries to access the bank at
20 (= 19 + LB), is delayed by w02;22   (19 + LB), which results in
w12;22 = 19 + LB + (w
0
2;22   (19 + LB)) + LM
= w02;22 + LM
= 23  LB:
Likewise, the access of core 6 at the next slot is delayed by the accumulated delay, thus the busy period
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grows to
w22;22 = 20 + LB + (w
1
2;22   (20 + LB)) + LM
= w12;22 + LM
= 25  LB:
The busy period stops growing because core 1 at slot 21 does not access the shared bank, thus the final
value of w2;22 ends up being 25 LB . From this example, we can see that the busy period grows by LM
as long as a new access has to be delayed by backlogs. However, it is possible for a busy period to be
discontinued, especially if the busy period does not reach to the time instant of a new bank access. In
this case, a new busy period continues from the new access.
Lemma 2. The worst-case busy period that can delay core j at slot ' accessing bank k, wj;', can be
found by the following iterative procedure:
w0j;' =
8<: 0 if ' = j ;'  Tj+LB+dsj;' Tj+LM otherwise. (9)
If core j at slot  does not use bank k, wi+1j;' = w
i
j;'. Otherwise,
wi+1j;' =
8<: wij;' + LM if  + LB < wij;'; + LB + LM otherwise. (10)
The procedure loops from  = '  Tj to '  1, and thus wj;' = wTj 1j;' . If ' = j , the procedure loops
from  = 1 to j   1, and wj;' = wj 1j;' .
Proof: We first show that the sequence of wij;' is non-decreasing. Let us consider slot  . If core
j at  does not access bank k, the busy period remains unchanged, i.e., wi+1j;' = w
i
j;'. Otherwise,
wi+1j;'  wij;' + LM holds due to the following:
i) If the new access from  is initiated before the busy period wij;' ends, it grows by LM . Thus,
wi+1j;' = w
i
j;' + LM :
ii) If the new access from  is initiated at or after the end of busy period wij;', i.e.,  + LB  wij;',
then,
wi+1j;' =  + LB + LM  wij;' + LM :
Therefore, wi+1j;'  wij;' always holds.
Now we will show that wij;'  wj;' holds for all i. To find the exact value of wj;', one may begin
from the very first slot of scheduling table. This is an inefficient way, however, in that the same procedure
is unnecessarily repeated. Instead, we can take dsj;' Tj into account in deriving wj;', as illustrated in
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Figure 13, due to the following equality:
w0j;'=wj;' Tj+LM ='  Tj+LB+dsj;' Tj+LM :
That is, it is sufficient to consider only the slots in ['  Tj ; '  1]. Accordingly, the iterative procedure
loops Tj times, computing (w0j;',w
1
j;',: : : ; w
Tj 1
j;' ). Since the sequence of w
i
j;' is non-decreasing,
w0j;'  w1j;'      wTj 2j;'  wTj 1j;' = wj;':
Thus, wij;'  wj;' holds for all i = 0; 1; : : : ; Tj   1. Similarly, if ' = j ,
w0j;'  w1j;'      wj 2j;'  wj 1j;' = wj;':
Therefore, wj;' calculated by the above procedure is the upper-bound of the busy period that can delay
core j at slot '.
Algorithm 1 summarizes the computation process of wj;'.
Finally, slot delay dsj;' is non-zero if the obtained busy period, wj;', delays the bank access of '
th
slot and zero otherwise, as illustrated in Figure 13. Thus, for a given slot ' of core j that shares bank
k with others, dsj;' can be computed as follows:
dsj;' = max(wj;'   ('+ LB); 0): (11)
Note that dsj;' is lower-bounded by 0.
Theorem 1. dMi computed by Equation (7)–(11) is the the worst-case bank conflict delay of task i.
Proof: The theorem is an immediate application of Lemma 1 and Lemma 2. In summary, the slot
delays of core j for each bank k in Bj are first computed by Equation (9)–(11). Then, by Equation (8),
we can find the worst-case bank conflict delay Djk that any task in core j could suffer due to using bank
k. Finally, dMi can be found by Equation (7), of which value depends on whether task i uses any shared
bank of core j, i.e., Bjs and/or B
j
e .
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Algorithm 1 CALC wj;' (j; '; k;HRR)
1: HRR[ ] : index of core using slot  in the given HRR schedule.
2: Bk[C] : true if core C uses bank k and false otherwise.
3: j : the index of the first slot of core j in the given HRR schedule.
4:
5: if ' = j then
6: w0j;' := 0
7:  := 1
8: else
9: w0j;' := '  Tj + LB + dsj;' Tj + LM
10:  := '  Tj
11: end if
12:
13: i := 0
14: while  < ' do
15: if Bk[HRR[ ]] =true then
16: if  + LB < wij;' then
17: wi+1j;'  wij;' + LM
18: else
19: wi+1j;'   + LB + LM
20: end if
21: else
22: wi+1j;'  wij;'
23: end if
24: i i+ 1
25:    + 1
26: end while
27: wj;'  wi 1j;'
IV. MILP FORMULATION
In this section, we present a mixed integer linear programming (MILP) formulation for our tunable
WCET optimization problem described in Section II. Our optimization model takes as input a set of
real-time tasks,  , and a set of system parameters such as the number of cores, NC, and the shared
cache model, NB and NX. For the given input, it finds the optimal task assignments, harmonic round-
robin schedule, and mappings of core-to-banks and task-to-columns that minimize the overall system
utilization. In the rest of this section, we will describe how to formulate our proposed harmonic round-
robin arbitration and two-level cache partitioning schemes (Section II), and our tunable WCET model
(Section III), as a set of MILP constraints.
A. Parameters and Variables
1) System parameters: Table I shows the list of system parameters given as input.
2) Decision variables: The followings are zero-one variables indicating to which task or core a shared
resource is mapped. These and other decision variables not shown here will be explained in detail in the
rest of this section when needed.
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TABLE I: List of system parameters.
Parameter Description
N  number of tasks
NC number of cores
NB number of banks of the cache
NW number of columns in a bank
NX number of columns of the cache
NXi number of columns required for task i
NMi number of cache accesses of task i
Tmax upper-bound of HRR periods
Tmin lower-bound of HRR periods
LB bus access latency
LM bank access latency
a) Task to Core Mapping:
i;j =

1 if task i is allocated to core j,
0 otherwise.
b) Core to Cache Bank Mapping:
j;k =

1 if core j uses bank k,
0 otherwise.
c) Core to HRR Slot Mapping:
j;s =

1 if core j uses slot s of a harmonic round-robin table,
0 otherwise.
d) HRR Period Selection:
j;p =

1 if Tj has the value of p+ Tmin   1,
0 otherwise.
e) Ratio of Tj+1 to Tj :
0j;q =

1 if Tj+1=Tj has the value of q,
0 otherwise.
3) Range variables: The following integer variables are used for representing ranges of banks and
cache columns assigned to each core and each task, respectively (see Figure 17).
Bank

bjs : the index of the leftmost bank allocated to core j;
bje : the index of the rightmost bank allocated to core j:
Column

xis : the index of the leftmost column allocated to task i;
xie : the index of the rightmost column allocated to task i:
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B. Objective Function
As presented in Section II-E, the optimization objective we consider in this study is to minimize the
overall system utilization, that is,
Minimize
N X
i=1
wceti
pi
:
Note that our optimization model is not restricted to a specific objective. We can, for example, minimize
the WCET of a specific task or the number of required banks with the function of wceti or
PNC
j=1 b
j
e bjs+1,
respectively.
C. Constraints
1) Harmonic round-robin: Recall that a bus scheduling is a harmonic round-robin if and only if the
HRR periods of the table satisfy Condition (1), which can be redefined as the following three conditions:
 Tmin  T1  T2      TNC  Tmax,
 8jNC 1 Tj+1Tj = mj 2 N, and

PNC
j=1
1
Tj
= 1,
where Tj is a positive integer variable representing the HRR period of core j. Note that the above
conditions are non-linear. However these can be converted into separable functions with the help of
piecewise linear approximation [22], and this does not compromise the accuracy of our optimization
model since the constraints consist of only bounded integer values.
By the first condition above, each Tj has to be an integer in the range [Tmin; Tmax]. This is a selection
of a discrete point in the range, thus Tj can be expressed by the following piecewise linear function:
Tj = T
min  j;1 + (Tmin + 1)  j;2 +   + Tmax  j;(Tmax Tmin+1); (12)
where j;p is an indicator variable that is 1 if Tj has the value p+ Tmin   1 and 0 otherwise. Equation
(12) therefore can be formulated as the following constraint:
C1. For each core j,
Tj =
TmaxX
p=Tmin
p  j;(p Tmin+1):
Here only one term of the above equation has to end up having a positive value. Thus the sum of all
j;p should be equal to 1, that is
C2. For each core j,
Tmax Tmin+1X
p=1
j;p = 1:
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The second condition requires that each HRR period, Tj+1, is a positive integer multiple of Tj in order
for the periods to be a harmonic set. Note that, by the first condition, the value of mj cannot be greater
than T
max
Tmin . Thus, each integer multiple mj is chosen within the range of 1 to
Tmax
Tmin , and this can be
expressed similar to the above approximation method as follows:
mj = 1  0j;1 + 2  0j;2 +   +mmax  0j;mmax ; (13)
where mmax is a constant whose value is T
max
Tmin , and 
0
j;q is an indicator variable that is 1 if mj has the
value of q and 0 otherwise, and the sum of all 0j is equal to 1. This equation therefore can be formulated
as the following two constraints:
C3. For each core j,
mj =
mmaxX
q=1
q  0j;q:
C4. For each core j,
mmaxX
q=1
0j;q = 1:
It should be noted that the above constraints are not directly related to HRR periods; it just determines
the ratio of every adjacent HRR periods. Thus, we now need an additional constraint that relates mj to
Tj+1
Tj
. First of all, from C1 we know that if j;p is 1, the value of Tj is p + Tmin   1. Also, by C3,
mj = q if 0j;q is 1. Therefore, if both j;p and 
0
j;q are 1, the value of Tj+1 has to be equal to
Tj+1 = Tj mj = (p+ Tmin   1)  q;
which can be represented as
C5. For each core j, 1  p  Tmax   Tmin + 1, and 1  q  mmax,
if j;p = 1 and 0j;q = 1 =) j+1;(p+Tmin 1)q Tmin+1 = 1:
Depending on both values of Tj and mj , Tj+1 may exceed the upper limit of HRR periods, i.e., Tmax.
Hence we need another constraint that
C6. For each core j, 1  p  Tmax   Tmin + 1, and 1  q  mmax,
if (p+ Tmin   1)  q  Tmax + 1 =) 0j;q = 0:
For the formulation for conditional constraints, please refer to [22].
The third condition enforces the HRR periods to be a complete round-robin as explained in Section II-A.
In the condition, the value of each term of the summation is not in a linear relation with each HRR period.
However, in this case also we can transform it into a separable form by the aforementioned piecewise
linear approximation as each Tj has a discrete integer value. From Equation (12) we already know that
each Tj is bounded between Tmin and Tmax, and the indicator variable j;p has the value of 1 if Tj is
Tmin + p  1. Now let Oj be the reciprocal of Tj , i.e., 1Tmin+p 1 . Then, by substituting Oj for Tj , and
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Fig. 14: The assignments of j;s for HRR of (2; 4; 8; 8).
1
Tmin+x for T
min + x from Equation (12), Oj can be expressed as follows:
C7. For each core j,
Oj = (
1
Tmin
)  j;1 + ( 1
Tmin + 1
)  j;2 +   + ( 1
Tmax
)  j;(Tmax Tmin+1):
We can therefore simply substitute Oj for 1Tj in the original condition, which results in
C8.
NCX
j=1
Oj = 1:
In summary, once j;p is chosen, Tj and its corresponding Oj are determined by C1 and C7.
2) Bus scheduling table: As explained in Section II-A, once a set of HRR periods fT1; T2; : : : ; TNCg
is given, the corresponding harmonic round-robin schedule can be uniquely determined by the following
constraints:
 a slot can be assigned to only one core,
 the first slot of core j can appear only after at least one slot is assigned to core 1; : : : ; j   1, and
 slot s is assigned to core j if slot s  Tj is assigned to core j.
Recall that j;s is a decision variable indicating whether core j occupies sth slot of the scheduling table.
Thus, building a harmonic round-robin scheduling table is equivalent to assigning a set of j;s to each
core j. An example of j;s assignment is shown in Figure 14.
First of all, the first constraint above can be formulated straightforwardly as follows:
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C9. For each slot s,
NCX
j=1
j;s = 1:
The second constraint requires that the first slot of core j cannot appear before jth slot of the table:
C10. For each core j and each slot s,
if s  j   1 =) j;s = 0:
By this constraint the sequence is uniquely determined for a given set of HRR periods. In other words,
without this constraint, < 1; 3; 1; 2; 1; 4; 1; 2 > is a possible schedule table for HRR of (2; 4; 8; 8) instead
of the one shown in Figure 14.
The periodicity of the slots of core j can be ensured by checking the sum of every Tj consecutive j;s
of the core. In the example of Figure 14, the sum of four consecutive 2;s should be equal to 1 as T2 is
4. Accordingly, we need the following constraint:
C11. For each core j, Tmin  p  Tmax, and 1  s  Tmax   p+ 1,
Tj = p)
s+p 1X
t=s
j;t = 1:
3) Task to core mapping: Every task should be allocated to one of NC cores, thus,
C12. For each task i,
NCX
j=1
i;j = 1:
4) Core to bank mapping: The minimum number of cache banks required by core j, i.e., nBj , depends
on the sum of the columns required by all tasks in the core, which is expressed as follows:
nBj =
N X
i=1
i;j  N
X
i
NW
; (14)
where NXi and N
W are the number of cache columns that task i requires and that a bank has, respectively.
Note that nBj may not be integer divisible by N
W , which means that for example at least two banks
should be allocated to the core that requires 1.2 banks. However, this does not necessarily imply that two
banks are sufficient for that core. It may require three banks. Let us consider the following cases which
are illustrated in Figure 15:
(a) nBj =
1
NW : The core requires only one column. In this case, one bank is sufficient.
(b) nBj =
2
NW : The core requires two columns. These can belong to a bank, however it is possible that
the columns may stretch across two banks.
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Fig. 15: The number of required banks for the different number of required columns.
(c) nBj = n +
1
NW : The core requires n NW + 1 columns. In this case, n + 1 is the necessary and
sufficient number of banks. It never happens that the columns stretch across n+ 2 banks.
(d) nBj = n+
2
NW : The core requires n NW +2 columns. These can fit in n+1 banks, however the
columns may stretch across n+ 2 banks.
Recall that the range of banks are expressed by bjs and b
j
e; the indices of the first and last banks allocated
to core j, and thus the number of banks that core j will use is bje   bjs + 1 banks. We can therefore
formulate the following constraint:
C13. For each core j,
nBj  (bje   bjs + 1)  nBj + 2 
2
NW
;
where nBj is defined by Equation (14). If n
B
j is 0, however, no banks should be allocated to the core.
Thus we need another constraint as follows:
C14. For each core j,
if nBj = 0 =) bje = bjs = NB + 1:
For the purpose of bank conflict delay calculation, we should relate bjs and b
j
e with j;k indicating
whether core j uses bank k or not:
C15. For each core j and each bank k,
if bjs  k  bje =) j;k = 1:
In our proposed system model we restrict any two cores to share at most one bank. In addition to this,
if two cores share a bank, it should be either the first or the last bank of each core (see Figure 16). This
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Fig. 16: Bank-sharing constraint.
constraint can be expressed as follows:
C16. For each core 1  j  NC 1, and each j + 1  j0  NC,
bj
0
e  bjs or bje  bj
0
s :
For the formulation for logical constraints, please refer to [22].
Finally, as described in Section II-B, unbounded bank conflict delay may occur when a bank is shared
among too many cores, or a few cores whose HRR periods are short. The condition that prevents such
an unbounded delay is defined by Condition (2), and can be restated as follows:
For each bank k,
NCX
j=1
j;k  LM
Tj  LB  1:
Recall that we can substitute Oj for 1Tj . Thus the above condition results in the following constraint:
C17. For each bank k,
LM
LB
NCX
j=1
j;k Oj  1:
The product of j;k and Oj can be linearized by adding the following four constraints and then by
replacing j;k Oj in C17 with a new variable, fj;k :
C17. 8 core j 8 bank k,
fj;k  UOj  j;k; fj;k  Oj ;
fj;k  Oj   UOj  (1  j;k); fj;k  0;
where UOj is the upper-bound of Oj , which is
1
Tmin
. If j;k is 1, fj;k has to have the value of Oj to
satisfy all the constraints in C17. For the detail, please refer to [23].
5) Task to column mapping: Recall that the range of columns occupied by task i is bounded by xis
and xie, and the required number of columns, N
X
i , is given as an input. The mapping of task to columns
can be simply expressed by the following constraint:
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Fig. 17: The range constraint of mapping from a task to columns.
C18. For each task i,
xie   xis + 1 = NXi :
Furthermore, no column is shared between tasks:
C19. For each task 1  i  N  1, and each i+ 1  i0  N ,
xi
0
e  xis   1 or xie + 1  xi
0
s :
Now an important constraint is that task i residing in core j can only occupy a contiguous subset of
columns belonging to the banks allocated to the core. As can be seen in Figure 17, the indices of the
first column of bank bjs and the last column of bank b
j
e are (b
j
s   1) NW + 1 and bje NW , respectively.
The following constraint requires that [xis; x
i
e] should be in the range of [(b
j
s   1) NW + 1; bje NW ]:
C20. For each task i and each core j,
if i;j = 1 =) (bjs   1) NW + 1  xis and xie  bje NW ;
where NW is the number of columns in a bank. This constraint can be transformed into the following
two inequalities:
(bjs   1) NW + 1  xis  NX(1  i;j);
bje NW   xie  (NW  NX)(1  i;j):
6) WCET calculation: By Equation (5), the worst-case execution time of task i is formulated as follows:
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Fig. 18: An illustration of ws0;s;k for slot s = 14 with LM = 2  LB .
C21. For each task i,
wceti = ei +N
M
i  f(2  LB + LM ) + (dBi + dMi )g;
where dBi and d
M
i are the upper-bounds of bus access delay and that of bank conflict delay, respectively.
a) Bus Access Delay dBi : As explained in Section III-A, the upper-bound of a bus access delay
depends on to which core the task is allocated. Since the decision variable i;j is 1 if task i is allocated
to core j, the following constraint can be used to represent Equation (6):
C22. For each task i,
dBi = LB(
NCX
j=1
i;j  Tj):
Note that C22 can be similarly linearized as in C17, but now UTj is Tmax.
b) Bank Conflict Delay dMi : The most crucial part in finding upper-bound bank conflict delay is
the calculation of slot delays. If it is given that which core uses which banks, how the banks are shared
with others, and how the cores are scheduled by a harmonic round-robin schedule, it is straightforward
to compute slot delays with the information, as described in Section III-B. However, those are variable
during optimization, thus the steps presented here are slightly different from the analysis in Section III-B.
Let us first define ws0;s;k as the residual workload generated in the range of s0 to s   1 that could
delay a bank access of slot s to bank k, and which can be represented by the following expression:
ws0;s;k = LM 
 s 1X
t=s0
NCX
j=1
j;t  j;k

  LB(s  s0): (15)
Recall that j;t is the decision variable introduced in Section IV-C2 representing whether core j is
scheduled at slot t or not. Thus, j;t  j;k is 1 if and only if core j at slot t uses bank k. The product
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of two decision variables, j;t j;k, can be linearized by adding the following three constraints and then
by replacing j;t  j;k with a new binary variable, gj;k;t:
C23. 8 core j, 8 bank k, 81t2TRR 1,
gj;k;t  j;t; gj;k;t  j;k; gj;k;t  j;t + j;k   1:
gj;k;t is 1 only when both j;t and j;k have the value of 1. The rationale behind this constraint, C23,
is based on the fact that every slot accessing to bank k generates LM workload and LB is consumed
by each slot afterward. It is important to know here that not all ws0;s;k are exact because either 1) a
busy period may be broken at some slots during [s0; s   1] or 2) a busy period that counts from slot
s0 may ignore some preceding workload generated at slots s00 < s0. However, the exact longest busy
period is guaranteed to be taken into account by the above equation if it exists. To help to understand the
underlying idea of ws0;s;k, let us consider Figure 18 as an example. Suppose here that core 2; 5; 6; and
8 are sharing core k and that we want to find ws0;14;k for all 1  s0  13. As mentioned before, some
of the values are incorrect. For example, w2;14;k does not capture that the busy period starting from slot
2 discontinues at slot 5. Also, w7;14;k is calculated assuming there is no backlog at slot 7. The values
of ws0;14;k for both cases are therefore meaningless. On the other hand, w6;14;k is the exact residual
workload that could maximally delay slot 14 of core 2, because it counts from a slot with no backlog
and also there is no discontinuity in its busy period. In fact, such a busy period is uniquely determined
if it exists.
As explained in Subsection III-B1, different slots of a core may experience different bank conflict
delays, thus we need to calculate ws0;s;k for each s. Because j is variable with HRR schedules, ws0;s;k
should be computed from s0 = 1. However, we do not need to compute the slot delays in the first round
since the delay of each slot in the second round is always greater than or equal to the same slot in the
first round, as mentioned before. Also, ws0;s;k may vary depending on which bank the core at slot s
shares with others. Accordingly, each ws0;s;k can be computed by the following constraint:
C23. For each bank k, TRR + 1  s  2  TRR, and 1  s0  s  1,
ws0;s;k = LM 
 s 1X
t=s0
NCX
j=1
j;t  j;k

  LB(s  s0):
Now let us define by us;k the worst-case delay that slot s could experience when accessing bank k.
Since it is the maximum of ws0;s;k for all 1  s0  s 1, we can represent it by the following constraint:
C24. For each bank k, TRR + 1  s  2  TRR, and 1  s0  s  1,
us;k  ws0;s;k:
Note that us;k should be lower-bounded by 0 because the core at slot s may suffer no delay, especially
if it does not use or share bank k. For example, in Figure 18, while u14;k is 2  LB , u15;k should be 0
since there is no access from slot 15 to bank k. Note also that if an access from slot s to bank k could
experience any delay, us;k always results in a positive value.
One can easily think of us;k as a slot delay, i.e., dsj;', analyzed in Section III-B2
7. Now let us define
by zj;k the upper-bound of slot delays of core j using bank k, i.e., D
j
k in Section III-B1. The following
constraint is equivalent to Equation (8):
7The subscript s of us;k is different from the superscript s of dsj;'. While the former is the index of a slot, the latter is just
a notational symbol representing that ds is a slot delay. The subscript ' of dsj;' is the slot index.
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C25. For each core j and each bank k, and TRR + 1  s  2  TRR;
zj;k  j;s  us;k:
zj;k ends up being a positive value if and only if 1) core j occupies slot s of the scheduling table , 2)
core j uses bank k, and 3) core j suffers bank conflict delays when accessing the bank. If at least one
of the three conditions does not hold, then zj;k is always 0. Note that C25 can be similarly linearized as
in C17, but now Uus;k is (LM   LB)  (s  1).
As explained in Section III-B, in order to find dMi , we need to compute D
j
s and D
j
e first. Recall that
the variables bjs and b
j
e have the index of the leftmost and the rightmost bank of core j respectively, thus
the following constraints can be used to find Djs and D
j
e from slot delays zj;k:
C26. For each core j and each bank k,
if bjs = k =) Djs = zj;k:
Similarly,
C27. For each core j and each bank k,
if bje = k =) Dje = zj;k:
A task running on core j could experience bank conflict delays if some of its columns are in shared
banks as explained in Section. III. That is, if the columns are in the leftmost (the rightmost) bank of core
j, the delay could be at most Djs (D
j
e). However, if the columns stretch across both ends, the upper-bound
delay is the maximum of Djs and D
j
e. Recall now that the column range of a task, say i, is bounded
by xis and x
i
e variables (see Figure 17). Accordingly, the following constraints can finally find the bank
conflict delay that an access from task i on core j can suffer in the worst-case:
C28. For each task i, each core j, and each bank k,
if i;j = 1 and xis  bjs NW =) dMi  Djs:
C29. For each task i, each core j, and each bank k,
if i;j = 1 and (bje   1) NW + 1  xie =) dMi  Dje:
Note here that if [xis; x
i
e] stretch across [b
j
s; b
j
e], dMi results in max(D
j
s; D
j
e) by the above two constraints.
7) Task and core utilization: If the worst-case execution time of a task exceeds its period, it can never
be schedulable. Thus we need to limit each task’s worst-case execution time to be bounded by its period,
which can be simply formulated as follows:
C30. For each task i,
wceti  pi:
Likewise, we need to limit each core utilization to 1, or a specific bound, e.g., Liu and Layland’s
bound [24]:
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TABLE II: Experimental parameters.
Parameter Value
NC f4; 6; 8g cores
NB f4; 8g banks
NW f16; 32g columns
LB 2:5 ns
LM 2  LB
N  f20; 30; 40g tasks
ei uniform from [10; 250] ms
pi uniform from [500; 10000] ms
NXi uniform from [1; 5] columns
NMi uniform from [10
5; 106  f1; 3; 5; 7; 10g] times
C31. For each core j,
N X
i=1
wceti
pi
 i;j  1:
Similar to C17, the above constraint also can be linearized with Uwceti = pi (by C30).
V. EVALUATION
In this section, we evaluate the proposed tunable WCET optimization model in terms of the minimum
achievable system utilization. For this, we used IBM ILOG CPLEX 12.1 [25] to solve the optimization
problem formulated in Section IV.
A. Evaluation Method
1) Experimental parameters: Table II summarizes the experimental parameters used for the exper-
iments. We consider a multicore system following the model described in Section II-C. Each system
consists of 4, 6, or 8 cores and has a shared cache partitioned into 4 or 8 banks. Each bank is divided
into 16 or 32 columns, however the total number of columns is maintained at 128. The bus access latency
is assumed to be 2:5 nanosecond, and the latency of bank access is twice of bus.
With these system parameters, we generate synthetic task sets, each of which is randomly generated
as follows: Each set consists of 20, 30, or 40 tasks. The fixed execution time and the period of a task
are randomly selected from the ranges of [10 ms, 250 ms] and [500 ms, 10000 ms], respectively. Also,
each task can occupy a set of at most 5 cache columns, and accesses the shared cache at least 105 times
but at most 107 times.
2) Experimental groups: With these experimental parameters, we compare the following three methods,
which are also summarized in Table III:
 PureRR : In this method, the bus is scheduled by pure round-robin arbitration method. That is, every
core has the same slot period, i.e., NC, as in [20]. However, task allocations are flexible and the
cache is partitioned by our proposed two-level partitioning method.
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TABLE III: Experimental groups.
PureRR BFD Proposed
Task allocation flexible pre-allocated flexible
Bus schedule pure round-robin harmonic round-robin harmonic round-robin
Cache partition two-level and flexible
 BFD : In order to see how well our proposed method works for the cases in which each task is
allocated to a fixed core, we employ Best-Fit Decreasing heuristic for task allocation. In this method,
we first sort the task in decreasing order by estimated task utilization, which is defined as
[wceti
pi
=
ei +N
M
i  f2  LB + LM + (NC  LB)g
pi
:
Each task is then allocated in the sorted order to the core which after accommodating the task will
have the least remaining utilization. One may notice that [wceti above is similar to Equation (3).
In fact, we compute the estimated WCET of task i assuming that it does not experience any bank
conflict delay and that the bus is scheduled by pure round-robin. It should be noted that, however,
the bus schedule may change to a harmonic round-robin during an optimization. Also, the cache is
partitioned by our two-level partitioning method.
 Proposed : This is the proposed method in this study. That is, all of task allocation, bus schedule,
and cache partitioning are flexible and thus are optimized by our proposed methods.
It should be noted that in all the methods, the shared cache is not pre-partitioned because the unbounded
bank conflict delay problem may arise with a random or fixed pre-partitioning.
The optimization for the above methods is solved with the MILP formulation in Section IV. The only
difference is that all Tj have the same value NC in PureRR, and all i;j values are pre-assigned in BFD.
Thus one can easily expect that the minimum utilization obtained with our proposed method is always
less than, or at least equal to, those that can be achieved with PureRR and BFD since these are more
constrained optimization problem.
3) Evaluation metric: We compare the aforementioned three methods in terms of minimum achievable
system utilization, , UPureRR, UBFD, and UProposed. Note that different task sets may have different
baseline system utilizations. Thus, for fair comparison, we normalize UBFD and UProposed to UPureRR
for each task set and then take the average of 20 random sets for each configuration. Also, we compare
and present UPureRR   UProposed, UPureRR   UBFD, and UBFD   UProposed in order to illustrate the
magnitude of the differences between the methods. Each error bar in each graph indicates the standard
deviation of the normals.
B. Evaluation Result
In this section, we will present the evaluation results for the aforementioned methods obtained with
different 1) numbers of cores 2) intensities of cache accesses, and 3) cache configuration.
1) Impact of core count: Figure 19 compares the minimum system utilization as increasing the number
of cores. In this experiment, the number of banks and that of columns in a bank are 8 and 16 respectively,
and the number of cache accesses of tasks are randomly chosen from the range of [105; 107]. Also, in
order to maintain average load for the cores, we increase the number of tasks as the core count increases.
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Fig. 19: Minimum system utilization with different core counts.
TABLE IV: Average minimum system utilizations with different core counts.
4 cores 20 tasks 6 cores 30 tasks 8 cores 40 tasks
PureRR 1.986237 3.409642 4.704161
BFD 1.855228 3.087044 4.106718
Proposed 1.792319 2.884526 3.698793
As the result in Figure 19(a) shows, our proposed methods can achieve lower system utilization than
PureRR by 10% at least to 20% at most in average. We can see the improvement of proposed method
compared to PureRR increases with the number of cores and thus of tasks. This can be backed up by
the fact that the number of bank shared among cores increases with the core and task counts due to the
fixed capacity of the shared cache, i.e., the number of banks and columns. Another important factor that
can be attributed to this trend is that with more cores a harmonic round-robin schedule is able to be
more flexible in prioritizing the cores so that high-utilization tasks can benefit from being allocated to
the cores whose HRR periods are short. Meanwhile, the improvement gap between Proposed and BFD
can be explained in a similar manner, that is, pre-assigning tasks to cores prevent further optimization
by tightening the constraints on the bus schedule and bank-sharing.
One interesting observation from this experiment is that BFD outperforms PureRR. This implies that
even if there is no flexibility in assigning tasks to cores, it is likely that the system utilization can
significantly be lowered by employing our proposed harmonic round-robin bus scheduling, which in turn
enhances the efficiency of two-level cache partitioning as described in Section II-B.
2) Impact of cache accesses intensity: In order to see how the different cache access intensities affect
the proposed optimization model, we perform another experiment by increasing the upper-limit number
of cache accesses. In this experiment, the numbers of cores, tasks, and banks are fixed to 8, 40, and 8
respectively, and each bank consists of 16 columns. We vary the upper-limit number of cache accesses
from 1 million to 10 million while the lower-limit is fixed to 0:1 million. With these parameters, NMi
for each task is chosen randomly between the limits.
As can be seen from Figure 20, the utilization improvement of Proposed over PureRR increases with
the upper-limit of cache accesses. This can be explained by the underlying rationale behind our Tunable
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Fig. 20: Minimum system utilization with different cache access intensities.
TABLE V: Average minimum system utilizations with different cache intensities.
1 million 3 million 5 million 7 million 10 million
PureRR 2.013391 2.654945 3.556437 4.073253 4.704161
BFD 1.855803 2.272641 3.053946 3.495127 4.106718
Proposed 1.831165 2.177714 2.844715 3.207637 3.698793
WCET model (Section II-D). That is, the possibility of further optimization grows with the ratio of
tunable delay to the fixed execution time. Thus if a task accesses the bus and banks more intensively
than others, it is more likely for the task to enable the overall system utilization to be further reduced
by a similar argument explained in the previous discussion. However, this does not necessarily imply
that higher intensity of cache accesses would always lead to less system utilization, as can be observed
from the above result. We can see from Figure 20(a) that the improvements of Proposed and BFD
over PureRR converge to certain levels (around 20% and 15%, respectively) as the tasks become more
memory-intensive. This is due to the fact that as the proportion of tunable delay grows, the sensitivity
of WCET variation to changes in bus schedule and cache partitioning also increases. Recall that, by
our tunable WCET model, a decrease in one’s delay naturally leads to increases in the delays of the
rest of the tasks. Therefore, if most tasks are sensitive to WCET variation, the overall improvement may
not be possible because it is more likely for some tasks or cores to exceed the utilization bound constraints.
3) Impact of cache configuration: Figure 21 shows how different cache configurations affect our
optimization model. In this experiment, the numbers of cores and tasks, and the upper-limit cache accesses
counts are fixed to 8, 40, and 10 million, respectively. With these parameters, we consider two different
cache configurations: 4 banks  32 columns and 8 banks  16 columns.
It can be seen from the figure that the utilization improvements of Proposed and BFD over PureRR
with 8  16 structure are slightly higher than those with 4  32 one. Note that the total number of
columns required by all tasks are similar between two cases. Although it is small but the reason why
such a difference nevertheless arises is mainly due to the different granularity of core-to-bank mappings.
To put it simply, let us suppose that a core requires 35 columns. With the 8  16 cache, it is possible
that the core is mapped to 3 out of 8 banks. With the 4 32 cache, on the other hand, the core needs at
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Fig. 21: Minimum system utilization with different cache configurations.
TABLE VI: Average minimum system utilizations with different cache configurations.
4 banks 32 columns 8 banks 16 columns
PureRR 5.19825 4.704161
BFD 4.69875 4.106718
Proposed 4.27405 3.698793
least 2 but possibly 3 out of 4 banks, which is equivalent to 4 or 6 banks of the 8 16 cache. Because
each core is likely to take more banks than it actually needs, the number of bank-sharing can increase
with the 4 32 cache. As an extreme case, if each bank consists of only one column, then no core, and
thus no task, suffers any bank conflict delay due to the same reason. Another factor that influences the
difference is that, as already described in the previous discussions, with more cores bank conflict delays
can further be reduced by the help of harmonic round-robin scheduling.
VI. RELATED WORK
A great deal of research efforts have been devoted to address the optimization of shared resource alloca-
tion and arbitration in multicore architectures. For on-chip memory partitioning, Suhendra et al. [26] pro-
posed an ILP formulation that finds the optimal scratchpad memory partition and task allocation/scheduling
which minimize tasks’ execution times. In [27], the authors examined the impacts of different combina-
tions of cache locking and partitioning schemes on the system utilization. In [28], Bui et al. proposed
a genetic algorithm that can find a near optimal cache partition and task-to-partition assignments that
minimizes the system utilization.
Another line of research has focused on shared bus arbitration methods. Rose´n et al. [9] and Andrei et
al. [29] addressed TDMA-based bus access policies that is tightly coupled with the worst-case execution
paths of tasks. They proposed an optimization problem that finds the optimal TDMA schedule which
minimizes the global delay of tasks, and extended it to deal with average-case delays [11]. Additionally,
Schranzhofer et al. [15] analyzed the worst-case response time of real-time tasks under different cache
access models for TDMA-based bus arbitration policies.
Although it is not addressed in this paper, the issue of shared memory contention is also receiving
increasing attention [30], [31].
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VII. CONCLUSION AND FUTURE WORK
In this paper, we have proposed a novel perspective of WCET model called tunable WCET, which
enables system-level optimization for hard real-time multicore system. In this model, the WCETs of
tasks are no longer dependent upon a system configuration, but rather decide how to configure the shared
bus and cache of the system. As the WCET-aware shared resource arbitration and allocation methods,
we have introduced harmonic round-robin bus scheduling and two-level cache partitioning method. We
have formulated an MILP-based optimization problem, and the experimental results have shown that our
proposed methods can significantly lower overall system utilizations.
In the future, we will investigate how to extend our resource allocation methods to support soft real-
time tasks as well. One possible direction is to allow soft real-time tasks to share a few banks of the
shared cache, and then take the storage interference due to column-sharing [32] into account in the tunable
WCET model. Additionally, we plan to develop a heuristic algorithm that can efficiently solve our tunable
WCET optimization problem. Also, we have assumed in this paper that the critical path does not change
with the change in tunable delays. This is a clear limitation, thus, as in [9], we will investigate the
possibility of combining control flow analysis with our WCET analysis, in order to evaluate the practical
applicability of the proposed approach.
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